Instruction set architectures - PDFSEARCH.IO - Document Search Engine

Instruction set architectures
Results: 1462

#	Item
41	Resilient Systems, Inc. 199 Nathan Lane Carlisle, MAU.S.A. (tel (fax Add to Reading List Source URL: www.stanq.com Language: English - Date: 2015-08-26 16:18:18 Computing Computer architecture Digital Equipment Corporation Parallel computing Instruction set architectures Cluster computing Hewlett-Packard Classes of computers VAX Charon OpenVMS DEC Alpha
42	MIPS Assembly Language Programmer’s Guide ASM-01-DOC Your comments on our products and publications Add to Reading List Source URL: www.tik.ee.ethz.ch Language: English - Date: 2009-09-02 12:08:50 Computer architecture Computing Computer engineering Central processing unit Instruction set architectures Assembly languages Programming language implementation Reduced instruction set computing IBM Basic assembly language and successors Processor register Instruction set Coprocessor
43	Document: ! ! ! Add to Reading List Source URL: www.stanq.com Language: English - Date: 2015-08-26 16:18:18 Computer architecture Computing Digital Equipment Corporation Instruction set architectures Advanced RISC Computing Charon Information technology AlphaServer Tru64 UNIX DEC Alpha OpenVMS 64-bit computing
44	Secure AES Implementation on a 32-bit RISC-V Processor Advisor(s): Hannes Groß Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria Add to Reading List Source URL: www.iaik.tugraz.at Language: English - Date: 2016-02-24 05:00:01 Instruction set architectures Reduced instruction set computing RISC-V Instruction set ARM architecture Comparison of instruction set architectures
45	Analysis of Cross-layer Vulnerability to Variations: An Adaptive Instruction-level to Task-level Approach 1 Abbas Rahimi CSE, UC San Diego La Jolla, CA 92093, USA Add to Reading List Source URL: mesl.ucsd.edu Language: English - Date: 2014-02-11 01:12:49 Parallel computing Central processing unit Computer architecture Instruction set architectures Instruction set SIMD Program counter ARM architecture Processor register General-purpose computing on graphics processing units OpenMP
46	Analysis of an encrypted HDD J. Czarny, R. Rigo May 11, 2015 Abstract The idea of this presentation is to debunk the myth that analyzing the security of hardware is difficult. From the perspective of a software reverse e Add to Reading List Source URL: www.sstic.org Language: English - Date: 2015-05-26 11:04:26 Microcontrollers Disk encryption Instruction set architectures Cryptographic software Non-volatile memory PIC microcontroller USB flash drive Serial Peripheral Interface Bus In-system programming Flash memory Firmware Encryption
47	Microsoft Word - ENS026-Express Logic ThreadX-Final.docx Add to Reading List Source URL: www.avant-tek.com Language: English - Date: 2015-12-06 10:42:57 Embedded microprocessors Real-time operating systems EnSilica Instruction set architectures ESi-RISC ThreadX Soft microprocessor Embedded system ARC 16-bit Field-programmable gate array Embedded software
48	Intel’s Expands Product Portfolio for Networking, Storage and Internet of Things Nov. 9, 2015 — Faced with the rising tide of data-heavy digital services and billions of connected devices, communications networks are Add to Reading List Source URL: download.intel.com Language: English - Date: 2015-11-06 16:37:27 X86 architecture Instruction set architectures Xeon Data Plane Development Kit Hyper-threading Intel Core Intel X86 virtualization X86 Mac Pro ThinkServer
49	Using Cortex-M3 and Cortex-M4 Fault Exception Application Note 209 Abstract The Cortex-M processors implement an efficient exception model that also traps illegal memory accesses and several incorrect program conditions. Add to Reading List Source URL: www.keil.com Language: English - Date: 2016-03-11 03:37:29 Computer errors Memory management Central processing unit Instruction set architectures ARM architecture Bus error Control register Page fault Segmentation fault Memory protection ARM Cortex-M Exception handling
50	MAKING IoT POSSIBLE expresslogic Add to Reading List Source URL: rtos.com Language: English - Date: 2016-05-23 14:49:51 Instruction set architectures Microcontrollers Real-time operating systems Embedded microprocessors ThreadX Blackfin Embedded software USB Embedded system ARM architecture AVR32 ARC

UPDATE